

# HEART2014

Fifth International Symposium on  
Highly-Efficient Accelerators and  
Reconfigurable Technologies

## HEART2014 Advanced Program

### Day 1 : June 9

08:40-17:30	Registration
09:00-09:10	Opening
09:10-10:10	<b>Keynote Session 1</b> Session chair: Hideharu Amano (Keio University) <u><b>Towards Reconfigurable High Performance Computing based on Co-Design Concept</b></u> Prof. Taisuke Boku, University of Tsukuba
10:10-11:10	Coffee break & exhibition
11:10-12:25	<b>Session 1: Multi-GPU Systems &amp; Applications</b> Session chair: Yuichiro Shibata (Nagasaki University) <u><b>PEACH2: FPGA based PCIe network device for Tightly Coupled Accelerators</b></u> Yuetsu Kodama, Toshihiro Hanawa, Taisuke Boku and Mitsuhsa Sato <u><b>Performance analysis of the multi-GPU System with ExpEther</b></u> Shimpei Nomura, Takuji Mitsuishi, Jun Suzuki, Yuki Hayashi, Masaki Kan and Hideharu Amano <u><b>GPU accelerated Hybrid Tree Algorithm for Collision-less N-body Simulations</b></u> Tsuyoshi Watanabe and Naohito Nakasato
12:25-14:00	Lunch
14:00-15:15	<b>Session 2: Image Processing</b> Session chair: Yoshiki Yamaguchi (University of Tsukuba) <u><b>GPU and FPGA Acceleration of Level Set Method</b></u> Haruhisa Tsuyama and Tsutomu Maruyama <u><b>Fast and Accurate Optical Flow Estimation using FPGA</b></u> Yu Tanabe and Tsutomu Maruyama <u><b>Area-time efficient implementation of local adaptive image thresholding in reconfigurable hardware</b></u> Cesar Torres-Huitzil and Marco Aurelio Nuno Maganda
15:15-16:00	Coffee break & exhibition
16:00-17:15	<b>Special Session: High Performance Reconfigurable Computers</b> Session chair: Lesley Shannon (Simon Fraser University) <u><b>Reconfigurable Multiprocessor Systems: Handling Hydras Heads – A Survey</b></u> Diana Gohringer <u><b>FPGA-based Custom Computing Architecture for Large-Scale Fluid Simulation with Building Cube Method</b></u> Kentaro Sano, Ryotaro Chiba, Tomoya Ueno, Hayato Suzuki, Ryo Ito and Satoru Yamamoto <u><b>GRT: a Reconfigurable SDR Platform with High Performance and Usability</b></u> Tao Wang, Guangyu Sun, Jiahua Chen, Jian Gong, Haoyang Wu, Xiaoguang Li, Songwu Lu and Jason Cong
17:15-17:30	Coffee break & exhibition
17:30-19:30	Reception

Day 2 : June 10	
08:40-12:30	Registration
09:00-10:00	<b>Keynote Session 2</b> Session chair: Kentaro Sano (Tohoku University)
	<b><u>Micron's Automata Processor Architecture: Reconfigurable and Massively Parallel Automata Processing</u></b> Mr. Harold Noyes, Micron Technology
10:00-10:10	<b>Sponsor Talk</b> Session chair: Ryusuke Egawa (Tohoku University) Keio University [ <a href="#">link</a> ]
10:10-11:10	<b><u>Poster Session 1</u></b> Session chair: Hasitha Waidyasooriya (Tohoku University)
11:10-12:25	<b>Session 4: Design Methodology</b> Session chair: Yukinori Sato (JAIST)
	<b><u>A case study of FPGA Blokus Duo Solver by System-Level Design</u></b> Yuki Ando, Masataka Ogawa, Yuya Mizoguchi, Kouta Kumagai, Miaw Torng-Der and Shinya Honda
	<b><u>Searching for sinks of Henon map using a multiple-precision GPU arithmetic library</u></b> Mioara Joldes, Valentina Popescu and Warwick Tucker
	<b><u>A Memory Profiling Framework for Stencil Computation on an FPGA Accelerator with High Level Synthesis</u></b> Rie Soejima, Koji Okina, Keisuke Dohi, Yuichiro Shibata and Kiyoshi Oguri
12:25-13:30	Lunch
13:30-18:00	<a href="#">Short tour</a>
18:00-20:00	<a href="#">Banquet</a>

Day 3 : June 11	
08:40-12:30	Registration
09:00-10:00	<b>Keynote Session 3</b> Session chair: Hiroyuki Takizawa (Tohoku University)
	<b><u>Towards a Scalable and Configurable Accelerator</u></b> Dr. Simon See, NVidia Inc.
10:00-11:00	<b><u>Poster Session 2</u></b> Session chair: Hasitha Waidyasooriya (Tohoku University)
11:00-12:15	<b>Session 5: Graph Processing &amp; Low Energy Systems</b> Session chair: Toshihiro Hanawa (University of Tokyo)
	<b><u>Performance Evaluations of Graph Database using CUDA and OpenMP-Compatible Libraries</u></b> Shin Morishima and Hiroki Matsutani
	<b><u>Accelerating Breadth First Search on GPU-BOX</u></b> Takuji Mitsuishi, Shimpei Nomura, Jun Suzuki, Yuki Hayashi, Masaki Kan and Hideharu Amano
	<b><u>Energy efficient Reconfigurable Computing with Adaptive Voltage and Logic scaling</u></b> Jose Nunez-Yanez
12:15-12:30	Closing
12:30-13:30	Lunch
13:30-16:50	<a href="#">FPGA Design Contest</a>
16:50-17:00	Break
17:00-17:50	<a href="#">Invited speech by IEICE RECONF Workshop (in Japanese)</a>
18:00-20:00	<a href="#">Reception of IEICE RECONF Workshop (in Japanese)</a>



## Posters

June 10 10:10-11:10	<b><u>Parallelization of Booth's Multiplications on a Multi-ALU Processor</u></b> Lin Meng, Daichi Kinekawa, Haruaki Ishikawa and Katsuhiro Yamazaki
	<b><u>Efficient shared cache system for ARM-based multi-core processors</u></b> Hongkun Jin, Yoshiki Yamaguchi and Yuetsu Kodama
	<b><u>Leakage Reduction using Coarse-Grained Static Body Biasing in a Dynamically Reconfigurable Processor</u></b> Johannes Maximilian Kühn, Hideharu Amano, Toru Katagiri and Wolfgang Rosenstiel
	<b><u>Design Partitioning Optimization and Context Storages Selection for Cost Efficient FPGA Application with Partial Reconfiguration Technologies</u></b> Kar Foo Chong, Kentaro Sano and Bee Ling Tan
	<b><u>An Asynchronous High-Performance FPGA Based on LEDR/Four-Phase-Dual-Rail Hybrid Architecture</u></b> Yoshiya Komatsu, Masanori Hariyama and Michitaka Kameyama
June 11 10:00-11:00	<b><u>An AWF Spectrometer On a Radio Telescope</u></b> Hiroki Nakahara, Hiroyuki Nakanishi, Kazumasa Iwai and Tsutomu Sasao
	<b><u>A Reconfigurable Vector Instruction Processor for Accelerating a Convection Parametrization Model on FPGAs</u></b> Syed Waqar Nabi, Saji N. Hameed and Wim Vanderbauwhede
	<b><u>A parallel-operation-oriented FPGA architecture</u></b> Minoru Watanabe
	<b><u>FPGA-Accelerator for DNA Sequence Alignment Based on an Efficient Data-Dependent Memory Access Scheme</u></b> Hasitha Waidyasooriya, Masanori Hariyama and Michitaka Kameyama
	<b><u>Programmable Protocol Processing Engine in Heterogeneous MP-SoC: A Case Study</u></b> Mohammad Badawi, Huisheng Zhou, Zhonghai Lu and Ahmed Hemani